TSMC builds 0.42nm interface to improve next-gen MoS2 transistors

WorldPing

Researchers from National Yang Ming Chiao Tung University and TSMC have developed a new interface design for atomically thin transistors. They created a 0.42-nanometre aluminium oxide layer between monolayer MoS2 and a hafnium oxide dielectric.